Actions
Overview
Project information
PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller.
- Homepage: github.com/cliffordwolf/picorv32
Members
Entwickler: Andreas Westerwick, Christoph Maier, David Lanzendörfer, Ferenc Éger, Hagen Sankowski, Philipp Gühring
Reporter: Andreas Westerwick, Christoph Maier, David Lanzendörfer, Ferenc Éger, Hagen Sankowski, Philipp Gühring