Project

General

Profile

Overview

The Sau Mau Ping SoC is based on Rocket Chip and contains a multi core RISC-V CPU
which is being untethered from FPGA-infrastructure so that it can be built bare metal.

In addition effort is being done to replace the Rocket Chip AXI bus for periphery interconnection
with the TileLink bus, because AXI is under an ARM patent, which might cause legal issues
in the long run. TileLink is not patented however.

Issue tracking  Details

open closed Total
Fehler 0 0 0
Feature 0 0 0
Unterstützung 0 0 0

View all issues | Summary | Calendar | Gantt

Time tracking

  • Estimated time: 0.00 hour
  • Spent time: 0.00 hour

Details | Report

Repository